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ABSTRACT
A four-bit ALU chip based on a metal gate PMOS
process and 10-urn minimum geometries was designed. The
operations performed by the ALU included ADD w/carry,
SUBTRACT(2’s complement), INCREMENT,DECREMENT,afld the
logic functions AND, OR, XOR, and COMPLEMENT. Due to
space limitations no data or shift registers were
included on the chip. PMOS NOR gates and inverters
were used in the hardware Implementation of the logic
design. The ALU chip was laid out by using the ICE
(Integrated Circuit Editor) design tool.
INTRODUCTION
The Arithmetic and Logic Unit (ALU) of a microprocessor
consists of a combinational digital system that can perform basic
mathematical and logical functions in parallel on each
corresponding bit of date taken from an accumulator register and
one other register, with the result fed back to the
accumulator.This project consisted of the design of a 4-bit ALU
chip using the existing RIT PMOS process, with 10-urn design rules
and four masking levels (p-type diffusion, oxide, contact cuts,
end metal gate). The Integrated Circuit Editor (ICE) was used to
lay out the chip design. The chip size used was S000um X S000um.
The hardware implementation of the ALU consisted of only PMOS NOR
gates and inverters, with their combinations acting as universal
logic gates representing the OR, AND, XOR, and COMPLEMENT
functions of the logic design of the system. The ideal length to
width ratios for the NOR gates and Inverters were determined
based on the SPICE analyses of Jim Taylor of RIT, who designed an
RIT PMOS standard cell lIbrary{1].
Due to space limitations no data or shift registers were
included in the chip design. This ALU was a strictly
combinational circuit, with no clock signal used. All the data
end previously decoded operation instructions must be input to
the ALU pads. The connections to the outside world are power and
ground, four data lines each for the two Inputs, four lines for
the resulting output, Ciri and Cout (carry-in and carry-out) pads,
and three ‘select’ lines carrying the specific instruction to be
performed by the ALU. The Arithmetic and Logic Unit’s functions
Include ADD, ADD w/carry, SUBTRACT (2’s complement), INCREMENT,
DECREMENT, and logic functions AND, OR, XOR, and COMPLEMENT.
Major functional blocks included in the design were full adders,
2-1 and 4-1 lIne multiplexers, and a combinational circuit that
expanded the capabilities of a full adder to include SUBTRACT,
INCREMENT, and DECREMENT operations.
Figure 1 shows the pinout of the ALU designed In this
project. It has four lines each for the data input by the
accumulator (A) and one other register (B), and four lines for
the output (F). The Cm line and the SELECT lines combine to
specify the instruction set shown In Table 1. Line S2 Is the
‘mode select’ that differentiates between the logic block and the
arithmetic block of the circuit by using a 2-1 multiplexer for
each bit in the circuit.
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TABLE 1: INSTRUCTiON SET
OPERATION SELECT OPERATION FUNCTiON
S2 Si SO Cm
o 0 0 0 F= A TRANSFER A
o 0 0 1 F= A-+-l INCREMENT
o 0 1 0 F=A+B ADD
o 0 1 1 F= A+B+i ADD w/carry
o 1 0 0 F=A+B
o 1 0 1 F= A-B SUBTRACT
0 1 1 0 F= A-i DECREMENT
O 1 1 1 F= A TRANSFER A
1 0 0 0 AAB AND
1 0 1 0 A’~B OR
1 1 0 0 A~B EXCLUSIVE OR
1 1 1 0 COMPLEMENT
One of the four bits of the logic block Is shown in Figure
2. The four logic functions are performed In parallel. Next the
desired operation Is selected by the 4-1 line multiplexer
according to the SO and Si instructions as was shown In Table 1.
FIGURE 2: LOGIC BLOCK (ONE BIT)
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One bit of the arithmetic block is shown in Figure 3. As
with the logic block, the other three bits are identical. With
the full adder, the Cout of one bit becomes the Cm of the next
higher order bit. The full adder is used for parallel addition
with carry. The combinational circuit placed in front of the
full adder was designed to expand the full adder’s capabilities
to include the 1NCREMENT,DECREMENT, and SUBTRACT operations.
FIGURE 3: ARITHMETIC BLOCK
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As shown in Figure 3, the inputs to the arithmetic block are
Al and Bi. The accumulator input (Al) gets fed straight to the
full adder. The Bi input gets manipulated prior to its entry to
the full adder by the combinational circuit according to the
logic table in Table 2. Conversion from B into Y follows the
logic equation
Y= BS + 85
This equation was developed with a Karnai~igh map based on the
following logic table.
TABLE 2: ARITHMETIC BLOC~< LOGIC TABLE
INPUTS OUTPUT
Si SO Cm B Y F= A+Y+Cin
o 0 0 0 Y=O F=A
o 0 1 1 Y=O F=A+1
o 1 0 0 Y=B F=A+B
o 1 1 1 F=A+8+1
1 0 0 0
1 0 1 1 F=A+~+1
1 1 0 0 Y=1 F=A—1
1 1 1 1 Y=1 F= A—1+i (F= A)
If Y=0, the output is either F=A or F=A+1, depending on the
set value of Cm. If the combinational circuit leaves 8
unchanged, the regular full adder operation of ADD or ADD w/carry
is the output. If V becomes the complement of B and Cm is set
to 1, 2’s complement subtraction is the result. If Cin=0 and all
four bits of the second register are set to equal 1, the
decrement operation results because (1111) is equal to the 2’s
complement of (0001)
The logic design of a full adder is shown in Figure 4. This
is a standard circuit found in several textbooks, such as Ref.3
and Ref .4 in the bibliography.
FIGURE 4: LOGIC DIAGRAM FOR FULL ADDER
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In the actual Integrated Circuit Editor (ICE) layout of the
chip, only PMOS NOR gates and inverters were employed. Figure 5
shows how the OR, AND, and XOR gates of the logic design were
implemented in hardware. An OR gate was made by inverting the
output of a NOR gate. An AND gate was made by Inverting both
inputs of a NOR gate. Whenever two inverters occurred in series,
they were cancelled out, as was done in the hardware
representation of the exclusive-or gate in Figure 5.
FIGURE 5: LOGIC IMPLEMENTATION:
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Figure 6 shows the hardware implementation of one bit of the
ALU design. The arithmetic block shows the combinational circuit
and the full adder, with sum S and Cout as outputs. The logic
block shows the four logic functions that are fed to the 4-1
multiplexer, with an output of F. The S and F outputs along with
mode select S2 would next go to a 2-1 line multiplexer not shown
in Figure 6, and the final output would result.
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RESULTS
Figure 7 shows the four types of gates used In the ICE
layout: Inverters and 2, 3, and 4- Input NOR gates. The design
was based on 10-urn design rules and Incorporated four mask
levels: diffusion, oxide, contact cuts, and metal. All of the
gates used PMOS enhancement drivers with active load transistors.
The optimum length to width ratios for each gate were based on
the SPICE analyses of Jim Taylor of RIT(2). These L/W ratios are
listed below.
LOAD DRIVER
INVERTER L=5Oum W=lOum L=lOum W=4Oum
2 input NOR L=4Oum W=lOum L=lOum W=2Oum
3 input NOR L=5Oum W=lOum L=lOum W=2Oum
4 input NOR L=5Oum W=lOum L=lOum W=2Oum
The exact ICE layout of the hardware design of Figure 6 is
shown in Figure 8. ThIs ICE plot shows the arithmetic and logic
function blocks of one bit of the ALU. The dimensions of the one
bit in Figure 8 are l300um by 2400um. The four identical bits,
one in each corner of the S000um by 5000um chip, were brought
together in the finished design found in the appendix. The pads
were located in the center of the chip so that they would fit an
automatic probe card arrangement for testing the logic of the
chip after it was fabricated.
CONCLUSION
The design of the four bit ALU was completed. Built into
the logic design was the capability to add on two shift registers
to the arithmetic block. The design conforms to the current
fabrication capabilities at RIT, including maskmaking, wafer
processing, and testing.
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